

United States Patent and Trademark Office



UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/735,610	12/12/2003	Steven Frank	104853-0003	1959
21125 7:	590 10/05/2006		EXAMINER	
NUTTER MCCLENNEN & FISH LLP			PRICE, NATHAN E	
WORLD TRADE CENTER WEST 155 SEAPORT BOULEVARD		ART UNIT	PAPER NUMBER	
BOSTON, MA 02210-2604			· 2194	
		•	DATE MAILED: 10/05/2006	

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)				
	10/735,610	FRANK ET AL.				
Office Action Summary	Examiner	Art Unit				
	Nathan Price	2194				
The MAILING DATE of this communication app	pears on the cover sheet	with the correspondence address				
Period for Reply	VIO OET TO EVENE A	MONTHYON OR THIRTY (20) RAVO				
A SHORTENED STATUTORY PERIOD FOR REPL WHICHEVER IS LONGER, FROM THE MAILING D - Extensions of time may be available under the provisions of 37 CFR 1.1 after SIX (6) MONTHS from the mailing date of this communication. - If NO period for reply is specified above, the maximum statutory period Failure to reply within the set or extended period for reply will, by statute Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMMUN 36(a). In no event, however, may a will apply and will expire SIX (6) MC e, cause the application to become a	IICATION. a reply be timely filed DNTHS from the mailing date of this communication. ABANDONED (35 U.S.C. § 133).				
Status						
1) Responsive to communication(s) filed on 12 D	Responsive to communication(s) filed on 12 December 2003 and 26 April 2004.					
2a) ☐ This action is FINAL . 2b) ☑ This	This action is FINAL . 2b)⊠ This action is non-final.					
•	- • • • • • • • • • • • • • • • • • • •					
closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213.						
Disposition of Claims						
4) Claim(s) 1-63 is/are pending in the application	☑ Claim(s) <u>1-63</u> is/are pending in the application.					
4a) Of the above claim(s) is/are withdrawn from consideration.						
5) Claim(s) is/are allowed.						
6)⊠ Claim(s) <u>1-63</u> is/are rejected.	•	•				
7) Claim(s) is/are objected to. 8) Claim(s) are subject to restriction and/o	or alaction requirement					
o) Claim(s) are subject to restriction and/o	r election requirement.					
Application Papers						
9)☐ The specification is objected to by the Examine	er.					
10)⊠ The drawing(s) filed on <u>26 April 2004</u> is/are: a) accepted or b)⊠ objected to by the Examiner.						
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).						
Replacement drawing sheet(s) including the correct 11) The oath or declaration is objected to by the Ex	· ·					
Priority under 35 U.S.C. § 119		•				
12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of:						
1. Certified copies of the priority documents have been received.						
2. Certified copies of the priority documents have been received in Application No						
Copies of the certified copies of the prior	· ·	n received in this National Stage				
application from the International Burea	u (PCT Rule 17.2(a)).					
* See the attached detailed Office action for a list	of the certified copies no	ON THOMSON THOMSON THOMSON THOMSON PATENT EXAMINER PATENT EXAMINER				
Attachment(s) 1) Notice of References Cited (PTO-892)	Sur	Summary (PTO-413)				
2) Notice of Draftsperson's Patent Drawing Review (PTO-948)	Paper No	o(s)/Mail Date				
3) Information Disclosure Statement(s) (PTO/SB/08) Paper No(s)/Mail Date 12/12/2003.	5) Notice of 6) Other: _	f Informal Patent Application				

DETAILED ACTION

1. Claims 1 – 63 are pending.

Oath/Declaration

2. The Oath/Declaration filed 26 April 2004 appears to indicate that no U.S. Application has been filed to which priority is claimed. However, the specification appears to contradict the Oath/Declaration by claiming the benefit of priority of Application Number 10/449,732. Appropriate correction is required.

Claim Objections

3. Claims 1 - 51 and 57 - 63 are objected to because of the following informalities:

Claims 1, 7, 17, 28, 32, 35, 41, 47, 57 and 61 are objected to because the claims are not clear with respect to stating "collectively, 'threads'" in these claims. For example, it is not clear if the processes and threads are collectively referred to as threads or if all the preceding elements are implemented with threads (when elements precede "processes or threads"). It is also not clear if later use of "threads" will refer to all threads, as opposed to a subset of the one or more threads, or if it combines processes and threads.

Some of the independent claims appear to have periods before the end of the claims (for example, the end of the second paragraph in claim 7, "...that thread.").

Art Unit: 2194

There is a lack of antecedent basis for "the execution units" in paragraph B of claim 41.

Appropriate correction is required.

Claim Rejections - 35 USC § 112

The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

4. Claims 17 – 27, 36, 48 and 62 are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

Claim 17 states that the virtual processing units may or may not be constrained to execute on the same virtual processing unit for the life of that thread (¶ B). It is believed Applicant intended to state, "each thread being any of constrained or not constrained" in claim 17 (¶ B line 3) and the claim has been treated as such for the remainder of this Office Action. Appropriate correction is required.

There is a lack of antecedent basis for "the plurality of processing units" in claim 17, ¶ C, line 2. For the purpose of this Office Action, the claim will be treated as if it states, "the plurality of virtual processing units" (see ¶ B of claim 17). Appropriate correction is required.

Claims 36, 48 and 62 state, "processing the event to which the thread is delivered". It is not clear if the event or thread is being delivered. The claims will be

Art Unit: 2194

treated as if they state, "processing the event by the thread to which the event is delivered" for the remainder of the Office Action. Appropriate correction is required.

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

5. Claims 1-3, 5-14, 16-23, 27-37, 39-52 and 56-63 are rejected under 35 U.S.C. 103(a) as being unpatentable over Brown, III et al (US 6,240,508 B1; hereinafter Brown) in view of Jagannathan et al (US Pat. 5,692,193; hereinafter Jagannathan).

As to claim 1, Brown teaches an embedded processor, comprising a plurality of processing units [Fig. 1, CPUs 10, 28; col. 7 lines 24 – 48], one or more execution units that are shared by, and in communication coupling with, the plurality of processing units, the execution units executing instructions from the threads [Fig. 1, CPUs 10, 28; col. 7 lines 24 – 48], and

an event delivery mechanism that delivers events [col. 14 lines 1 - 17].

Even though Brown teaches multiple CPUs, Brown fails to specifically teach multiple threads. However, Jagannathan teaches each processing unit executing one or more processes or threads (collectively, "threads") [abstract; Fig. 1 threads 18 and processors 12] and an event delivery mechanism that delivers events to respective

Art Unit: 2194

threads with which those events are associated, wherein the event deliver mechanism is in communication coupling with the plurality of processing units, and delivers each such event to the respective thread without execution of instructions [col. 22 lines 53 – 59; col. 24 lines 1 – 62]. It would have been obvious to one of ordinary skill in the art at the time Applicant's invention was made to combine these references because Brown focuses on details within the processor to provide increased instruction overlap [abstract] and Jagannathan discloses "highly parallel computer system" [abstract] that benefits from the increased overlap in execution.

As to claims 2, 3, 5 and 6, the combination of Brown (B) and Jagannathan (J) teaches:

[claim 2] that the thread to which an event is delivered processes that event without execution of instructions outside that thread [J: col. 24 lines 9 - 29, 51 - 62],

[claim 3] that the events include any of hardware interrupts, software-initiated signaling events ("software events") and memory events [J: col. 19 lines 9 – 25; col. 22 lines 53 – 59; col. 24 lines 50 – 62],

[claim 5] that each thread is any of constrained or not constrained to execute on a same processing unit during a life of that thread [J: col. 6 lines 3 – 41], and

[claim 6] that at least one of the processing units is a virtual processing unit [J: abstract, Fig. 1 virtual processors 16].

As to claim 7, the combination of Brown (B) and Jagannathan (J) teaches a pipeline control that is in communication coupling with the plurality of processing units and with the plurality of execution units, the pipeline control launching instructions from

Art Unit: 2194

plural ones of the threads for concurrent execution on plural ones of the execution units [B: Fig. 1 CPUs 10 and 28, I-BOX 17, E-BOX 23, F-BOX 27; col. 5 lines 27 – 43; col. 7 lines 24 – 48]. See the rejections of claims 1 – 3 and 5 for limitations not specifically addressed.

As to claims 8 – 14 and 16, the combination of Brown (B) and Jagannathan (J) teaches:

[claim 8] the pipeline control comprises a plurality of instruction queues [B: col. 4] line 66 - col. 5 line 7], each associated with a respective virtual processing unit [J: col. 3] lines 59 - 67; col. 9 lines 45 - 60] (Brown fails to specifically teach virtual processing units, but it is taught by Jagannathan, see the rejection of claim 6),

[claim 9] the pipeline control decodes instruction classes from the instruction queues [B: col. 5 lines 14 - 43; col. 7 lines 24 - 30],

[claim 10] the pipeline control controls access by the processing units to a resource providing source and destination registers for the instructions dispatched from the instruction queues [B: col. 14 lines 33 – 60; col. 15 lines 15 – 35],

[claim 11] the execution units include a branch execution unit responsible for any of instruction address generation, address translation and instruction fetching [B: col. 13 lines 53 – 67],

[claim 12] the branch execution unit maintains state for the virtual processing units [B: col. 13 lines 53 - 67],

[claim 13] the pipeline control controls access by the virtual processing units to the execution units [B: col. 12 lines 18 - 38; col. 14 lines 1 - 17] [J: col. 3 lines 59 - 67;

Art Unit: 2194

col. 9 lines 5 – 19] (Brown fails to specifically teach virtual processing units, but it is taught by Jagannathan, see rejection of claim 6),

[claim 14] the pipeline control signals a branch execution unit that is shared by the virtual processing unit as the instruction queue for each virtual processing unit is emptied [B: col. 13 lines 53 - 67] [J: col. 3 lines 59 - 67] (Brown fails to specifically teach virtual processing units, but it is taught by Jagannathan, see rejection of claim 6), and

[claim 16] the plurality of execution units include any of integer, floating, branch, compare and memory units [B: col. 5 lines 14 – 27; col. 7 lines 24 – 48; col. 10 lines 11 – 17].

As to claims 17 - 22, see the rejections of claims 1 - 3, 5, 7, 11, 12, 14 and 16. With respect to the plurality of embedded processors, both Brown and Jagannathan disclose multiple physical processors (Figure 1 of both documents). This is also applied to the rejections of other claims that recite a plurality of embedded processors that refer to the rejection of claim 1.

As to claim 23, the combination of Brown (B) and Jagannathan (J) teaches instructions fetched by the branch execution unit are placed in the instruction queues associated with the respective virtual processing unit in which the corresponding thread is executed [B: col. 13 lines 53 - 67] [J: col. 3 lines 59 - 67]. Brown fails to specifically teach virtual processing units, but it is taught by Jagannathan, see rejection of claim 6. See the rejections of claims 7 and 8 for limitations not specifically addressed.

Art Unit: 2194

As to claim 27, the combination of Brown (B) and Jagannathan (J) teaches the pipeline control launches, and the execution units execute, multiple instructions from one or more threads simultaneously [B: col. 8 lines 23 - 51; col. 22 lines 19 - 51] [J: col. 3 lines 13 - 25, 59 - 67] (Brown fails to specifically teach threads, but it is taught by Jagannathan, see rejection of claim 6).

As to claims 28 - 31, see the rejections of claims 1 - 3, 5 and 6.

As to claims 32 - 34, see the rejections of claims 17 - 19.

As to claims 35 - 37, 39 and 40, see the rejections of claims 1 - 3, 5 and 6.

As to claims 41 - 46, see the rejections of claims 7, 9, 10, 11, 12, 14 and 16.

As to claims 47 - 51, see the rejections of claims 17 - 21.

As to claims 52 and 56, see the rejections of claims 23 and 27.

As to claims 57 – 60, see the rejections of claims 1, 2, 3, 5 and 6.

As to claims 61 - 63, see the rejections of claims 1, 2, 3, 5 and 6.

6. Claims 4, 24 – 26, 38 and 53 – 55 are rejected under 35 U.S.C. 103(a) as being unpatentable over Brown in view of Jagannathan as applied to claims 1, 23, 35 and 52 above, and further in view of Eggers (Eggers et al. "Simultaneous Multithreading: A Platform for Next-Generation Processors," IEEE, 1997; pages 12 – 19.).

As to claims 4 and 38, Brown and Jagannathan fail to specifically teach executing instructions without knowing which thread they are from. However, Eggers teaches that the execution units execute instructions from the threads without need to know what thread they are from [page 13, right column, ¶ 3]. It would have been

Art Unit: 2194

obvious to one of ordinary skill in the art at the time Applicants invention was made to combine these references because Eggers discloses parallel execution techniques [page 12, left column ¶ 2] to further increase execution overlap, which is a goal of Brown [abstract].

As to claims 24 and 53, Brown fails to specifically teach keeping the instruction queues at equal levels. However, Eggers teaches one or more instructions are fetched at a time for a thread with a goal of keeping the instruction queues at equal levels [page 14, right column, ¶ 3 and 4]. See the rejection of claims 4 and 38 for motivation to combine.

As to claims 25 and 54, Brown teaches the pipeline control dispatches one or more instructions at a time from a given instruction queue for execution [col. 14 lines 1 – 17].

As to claims 26 and 55, Brown teaches a number of instructions dispatched by the pipeline control at a given time from a given instruction queue is controlled by a stop flag in a sequence of instructions in that queue [col. 13 line 53 – col. 14 line 17].

7. Claim 15 is rejected under 35 U.S.C. 103(a) as being unpatentable over Brown in view of Jagannathan as applied to claim 7 above, and further in view of Gosior et al (US 2003/0120896 A1; hereinafter Gosior). Brown fails to specifically teach reducing power consumption. However, Gosior teaches the pipeline control idles the execution units to decrease power consumption [¶ 31]. It would have been obvious to one of ordinary skill in the art at the time Applicant's invention was made to combine these references

Application/Control Number: 10/735,610 Page 10

Art Unit: 2194

because Gosior teaches a multithreaded pipeline processor that controls use of resources and power management that can provide the advantage of reduced power consumption [¶ 22, 31] during the operation of the system disclosed by Brown [col. 25 lines 29 - 35].

Conclusion

8. The prior art made of record on the P.T.O. 892 that has not been relied upon is considered pertinent to applicant's disclosure. Careful consideration of the cited art is required prior to responding to this Office Action, see 37 C.F.R. 1.111(c).

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Nathan Price whose telephone number is (571) 272-4196. The examiner can normally be reached on 7:30am - 4:00pm, Monday - Friday.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, William Thomson can be reached on (571) 272-3718. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

WILLIAM THOMSON WILLIAM THOMSON WILLIAM THOMSON PATENT EXAMINER Application/Control Number: 10/735,610 Page 11

Art Unit: 2194

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

NP

SUPERVISORY PATENT EXAMINER